A Fast and Power-Area-Efficient Accumulator for Flying-Adder Frequency Synthesizer
نویسنده
چکیده
The Flying-Adder frequency synthesis architecture is a novel approach of generating frequencies on chip. Since its invention, it has been used in many commercial products to cope with difficult frequency generation challenges. Along the course of this architecture’s evolution, various circuitand system-level problems have been resolved. In this paper, one remaining problem related to circuit implementation, namely, the construction of the accumulator, is studied. A new scheme is proposed to achieve the Flying-Adder accumulation function that not only has speed advantage but also is power and area efficient. The issue related to time–average frequency and jitter is also discussed.
منابع مشابه
Fractional Frequency Synthesizers Based on Flying Adder Principle Description and Simulations Results
Frequency synthesis is one of the most important and most actively researched subjects in the field of VLSI mixed-signal circuit design. Among the existing techniques in this area, phase locked loop fractional architecture is a widely used one for generating frequencies which are not integer multiple of the input reference frequency. Flying-Adder architecture is an emerging technique which is b...
متن کاملTheory and Experimental Results of Flying-adder Frequency Synthesizer
Flying-Adder frequency synthesis architecture is a comparatively new technique of generating fractional frequency derived from reference frequency. The first advantage is that system consists of pure digital circuits. The second advantage is fast response. On the other hand, this synthesizer generates a desired average frequency, which is not spectrally pure. Since its invention, it has been ut...
متن کاملDesign and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA
This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...
متن کامل12-bit High Speed Direct Digital Frequency Synthesizer Based on Pipelining Phase Accumulator Design
This paper presents high speed direct digital frequency synthesizer (DDFS) based on pipelining phase accumulator (PA). The proposed 12-bit PA contains three pipelining stages with 4-bit carry-lookahead adder (CLA) with the carries ripple between these stages. Comparing results between similar phase accumulator designed with ripple carry adder on, Cyclone III FPGA platform reveals that the propo...
متن کاملA 5 GHz DIGITALLY CONTROLLED SYNTHESIZER
By Bill Hamon, M.S. Washington State University MAY 2009 Chair: George S. La Rue This thesis presents the implementation of a self-calibrating low-power Digitally Controlled Synthesizer (DCS) operating at 5 GHz in the IBM 90nm process. The DCS has high tolerance to device and process variations because of its mostly digital design. It provides an extremely wide tuning range with fine resolution...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. on Circuits and Systems
دوره 56-I شماره
صفحات -
تاریخ انتشار 2009